Analysis of Memory System of Tiled Many-Core Processors
نویسندگان
چکیده
منابع مشابه
Configurable memory systems for embedded many-core processors
The memory system of a modern embedded processor consumes a large fraction of total system energy. We explore a range of different configuration options and show that a reconfigurable design can make better use of the resources available to it than any fixed implementation, and provide large improvements in both performance and energy consumption. Reconfigurability becomes increasingly useful a...
متن کاملAccelerating Communication in Single-chip Shared Memory Many-core Processors
Shared Memory stands out as a sine qua non for parallel programming of many commercial multicore processors. For efficiency, shared memory is often implemented with hardware support for cache coherence and memory consistency among the cores. It optimizes patterns of communication that benefit common programming styles. As parallel programming is now mainstream, those common programming styles a...
متن کاملPartition-Based Hardware Transactional Memory for Many-Core Processors
Transactional memory is an appealing technology which frees programmer from lock-based programming. However, most of current hardware transactional memory systems are proposed for multi-core processors, and may face some challenges with the increasing of processor cores in many-core systems, such as inefficient utilization of transactional buffers, unsolved problem of transactional buffer overf...
متن کاملEnergy Efficiency of Many-Soft-Core Processors
The growing capacity of integration allows to instantiate hundreds of soft-core processors in a single FPGA to create a reconfigurable multiprocessing system. Lately, FPGAs have been proven to give a higher energy efficiency than alternative platforms like CPUs and GPGPUs for certain workloads and are increasingly used in datacenters. In this paper we investigate whether many-soft-core processo...
متن کاملThermal Field Management for Many-core Processors
This paper first presents an analysis of the global thermal field in many core processors in deep nanometer (to 16nm) nodes under power and thermal budget. We show that the thermal field can have significant spatiotemporal non-uniformity along with high maximum temperature. We propose spatiotemporal power multiplexing as a proactive method to reduce spatial and temporal temperature gradients. S...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Access
سال: 2019
ISSN: 2169-3536
DOI: 10.1109/access.2019.2895701